

In the claims:

Please amend the claims as indicated below.

B1 Sub 1. (Currently Amended) A system comprising:

a direct memory access (DMA) controller; and

an input/output (I/O) device coupled to the DMA controller, wherein the DMA controller [is adaptable to terminate] terminates a DMA transfer before a terminal count is reached upon receiving an early termination request signal from the I/O device.

2. (Currently Amended) The system of claim 1 wherein the DMA controller [is adaptable to re-execute] re-executes a DMA transfer with the I/O device upon receiving a retransmit request signal from the I/O device.

3-5. Cancelled

6. (Original) The system of claim 1 further comprising:
a system interconnect coupled to the I/O device and the DMA controller;
a central processing unit (CPU) coupled to the system interconnect; and
a memory device coupled to the system interconnect.

7-11. Cancelled

12. (Currently Amended) A system comprising:
a direct memory access (DMA) controller; and
an input/output (I/O) device coupled to the DMA controller, wherein the DMA controller [is adaptable to re-execute] re-executes a DMA transfer with the I/O device upon receiving a retransmit request signal from the I/O device.

B1

1 13. (Currently Amended) A method comprising:
2 transferring data between a first device and a second device under control of a
3 direct memory access (DMA) controller;
4 receiving a request signal at the DMA controller from the first device[, wherein
5 the request signal indicates] indicating a request by the first device to re-transmit the data
6 between the first device and the second device;
7 transmitting an acknowledge signal from the DMA controller to the first device;
8 and
C1 9 re-transferring the data between the first device and the second device.

1 14. (Original) The method of claim 13 further comprising reloading configuration
2 registers within the DMA controller prior to transmitting the acknowledge signal to the
3 first device.

1 15. (Currently Amended) A method comprising:
2 transferring data between a first device and a second device under control of a
3 direct memory access (DMA) controller;
4 receiving a request signal at the DMA controller from the first device[, wherein
5 the request signal indicates] indicating a request by the first device to re-transmit the data
6 between the first device and the second device;
7 transmitting an acknowledge signal from the DMA controller to the first device;
8 and
9 terminating the transfer of data between the first device and the second device.

B1
1 16. (Original) The method of claim 13 further comprising clearing a counter within
2 the DMA controller prior to transmitting the acknowledge signal to the first device.

1 17-20. Cancelled

C1
1 21. (Currently Amended) The method of claim [17] 15 further comprising:
2 receiving a second request signal at the DMA controller from the first device[,
3 wherein the second request signal indicates] indicating a request by the first device to re-
4 transmit the data between the first device and the second device;
5 ...transmitting a second acknowledge signal from the DMA controller to the first
6 device; and
7 re-transferring the data between the first device and the second device according
8 to the first set of commands.
9

1 22. (Currently Amended) The method of claim [17] 15 further comprising:
2 receiving a second request signal at the DMA controller from the first device[,
3 wherein the second request signal indicates] indicating a request by the first device to re-
4 transmit the data between the first device and the second device;
5 transmitting a second acknowledge signal from the DMA controller to the first
6 device; and
7 terminating the transfer of data between the first device and the second device.

1 23. (Original) The method of claim 22 further comprising:

BI
2 reducing a transfer count within the descriptor table after terminating the transfer;
3 and
4 retrieving a second set of commands from the descriptor table.

Please add the following new claims.

1 24. (New) The system of claim 1 wherein the DMA controller comprises a first
2 channel coupled to the I/O device to facilitate the transfer of data.

CA
1 25. (New) The system of claim 24 wherein the DMA controller further comprises a
2 register, coupled to the channel, to store configuration data.

1 26. (New) The system of claim 25 wherein the DMA controller further comprises
2 error checking logic.

1 27. (New) The system of claim 24 wherein the channel comprises control logic to
2 control the transfer of data.

1 28. (New) The system of claim 24 wherein the channel further comprises descriptor
2 logic to control the transfer of data in a descriptor mode.

1 29. (New) The system of claim 12 wherein the DMA controller comprises a first
2 channel coupled to the I/O device to facilitate data transfers.

1 30. (New) The system of claim 29 wherein the DMA controller further comprises a
2 register, coupled to the channel, to store configuration data.

1 31. (New) The system of claim 30 wherein the DMA controller further comprises
2 error checking logic.

- Bl
Cl
- 1 32. (New) The system of claim 29 wherein the channel comprises control logic to
 - 2 control the transfer of data.